

## ESE 568: Mixed Signal Design and Modeling

Lec 2: September 6th, 2017  
MOS Models: Large/Small Signal

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)



## Lecture Outline

- MOSFET (Large Signal)
  - Physical Device
  - Device Models
  - 2<sup>nd</sup> order effects
- nMOS Exercise
- Small Signal Model
  - Resistive components
  - Capacitive Components

Penn ESE 568 Fall 2017 - Khanna

2

## MOSFET


Device and Models

Penn ESE 568 Fall 2017 - Khanna



## The Operational Basis of a FET


Consider the **hypothetical** semiconductor below:  
(constructed similar to a **parallel plate capacitor**)



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

4

## The Operational Basis of a FET




- If we apply a voltage  $v_1$  between electrodes, a charge  $Q = C v_1$  will appear on each capacitor plate.
  - The electric field is strongest at the interface with the insulator and charge likes to accumulate there.
- Holes are pushed away from the insulator interface forming a "depletion region".
- Depth of depletion region increases with  $v_1$ .
- If we increase  $v_1$  above a threshold value ( $V_t$ ), the electric field is strong enough to "pull" free electrons to the insulator interface. As the holes are repelled in this region, a "channel" is formed which contains electrons in the conduction band ("inversion layer").
- Inversion layer is a "virtual" n-type material.

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)


5

## The Operational Basis of a FET

- We apply a voltage across the p-type semiconductor:  
(Assume current flows only in the n-type material, ignore current flowing in the p-type semiconductor)



No inversion layer ( $v_1 < V_t$ ):  
➤ No current will flow




With inversion layer ( $v_1 > V_t$ ):  
➤ A current will flow in the channel  
➤ Current will be proportional to electron charge in the channel or  $(v_1 - V_t)$   
➤ Magnitude of Current  $i_2$  is controlled by voltage  $v_1$  (a Transistor!)



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

6

## The Operational Basis of a FET





➤ We need to eliminate currents flowing in the p-type, i.e., current flows only in the "channel" which is a virtual n-type.



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

7

## MOSFET Physical Structure



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

8


## nMOS IV Characteristics

- To ensure that body-source and body-drain junctions are reversed bias, we assume that Body and Source are connected to each other and  $v_{DS} \geq 0$ .
  - We will re-examine this assumption later

- Without a channel, no current flows ("Cut-off").
- For  $v_{GS} > V_{th}$ , a channel is formed. The total charge in the channel is
 
$$|Q| = CV = C_{ox}WL(v_{GS} - V_{th})$$

$$C = C_{ox}WL$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$
 Capacitance per unit area  
 $t_{ox}$ : Thickness of insulator  
 $\epsilon_{ox}$ : permittivity of insulator  
 $\epsilon_{ox} = 3.9\epsilon_0 = 3.45 \times 10^{-11}$  F/m (for  $\text{SiO}_2$ )



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

9

## nMOS IV Characteristics

- $v_{GS} > V_{th}$ : a channel is formed!
- Apply a "small" voltage,  $v_{DS}$  between drain & source.
- A current flow due to the "drift" of electrons in the n-channel:



$$i_D = \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_{th}) v_{DS}$$

$$i_D = \mu_n C_{ox} \frac{W}{L} V_{OV} v_{DS}$$

$$\text{Overdrive Voltage: } V_{OV} = v_{GS} - V_{th}$$

MOS acts as a resistance with its conductivity controlled by  $V_{OV}$  (or  $v_{GS}$ ).

$$i_D = g_{DS} v_{DS} \text{ with } g_{DS} = \mu_n C_{ox} \frac{W}{L} V_{OV}$$



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

Only valid for  $v_{ds}$  near 0

10


## nMOS IV Characteristics

- When  $v_{DS}$  is increased the channel becomes narrower near the drain (local depth of the channel depends on the difference between  $V_{OV}$  and local voltage).

$$\text{Triode Mode} \\ i_D = \mu_n C_{ox} \frac{W}{L} [V_{OV} v_{DS} - 0.5 v_{DS}^2]$$

- When  $v_{DS}$  is increased further such that  $v_{DS} = V_{OV}$ , the channel depth becomes zero at the drain (Channel "pinched off").

- When  $v_{DS}$  is increased further,  $v_{DS} > V_{OV}$ , the location of channel pinch-off remains close to the drain and  $i_D$  remains approximately constant.




$$\text{Saturation Mode} \\ i_D = 0.5 \mu_n C_{ox} \frac{W}{L} V_{OV}^2$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

11


## nMOS IV Characteristics



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

12

## nMOS IV Characteristics



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

13

## Channel Length Modulation


- The expression we derived for saturation region assumed that the pinch-off point remains at the drain and thus  $i_D$  remains constant.
- In reality, the pinch-off point moves "slightly" away from the drain: **Channel-width Modulation**

$$i_D = 0.5 \mu_n C_{ox} \frac{W}{L} V_{OV}^2 (1 + \lambda v_{DS})$$

$$\lambda = 1/V_A$$

Define an Early Voltage

$$V_A = -\frac{i_D}{\partial i_D / \partial v_{DS}}, \lambda = \frac{1}{V_A}$$



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

14

## Body Effect

- Recall that Drain-Body and Source-Body diodes should be reversed biased.
  - We assumed that Source is connected to the body ( $v_{SB} = 0$ ) and  $v_{DS} = v_{DB} > 0$
- In a chip (same body for all NMOS), it is impossible to connect all sources to the body
- Thus, the body (for NMOS) is connected to the largest negative voltage (negative terminal of the power supply).
- Doing so, changes the threshold voltage (called "Body Effect")


$$V_{th} = V_{th0} + \gamma (\sqrt{|2\phi_F + V_{SB}|} - \sqrt{|2\phi_F|})$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

15


## The Operational Basis of a FET

- We apply a voltage across the p-type semiconductor: (Assume current flows only in the n-type material, ignore current flowing in the p-type semiconductor)



No inversion layer ( $v_G < V_t$ ):  
No current will flow

Not exactly




- With inversion layer ( $v_G > V_t$ ):
  - A current will flow in the channel
  - Current will be proportional to electron charge in the channel or  $(v_G - V_t)$
  - Magnitude of Current  $i_D$  is controlled by voltage  $v_G$  (a Transistor!)

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

16


## The Operational Basis of a FET

- We apply a voltage across the p-type semiconductor: (Assume current flows only in the n-type material, ignore current flowing in the p-type semiconductor)



Weak Inversion ( $v_G < V_t$ ):  
No current will flow

Not exactly





- Strong Inversion ( $v_G > V_t$ ):
  - A current will flow in the channel
  - Current will be proportional to electron charge in the channel or  $(v_G - V_t)$
  - Magnitude of Current  $i_D$  is controlled by voltage  $v_G$  (a Transistor!)

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

17

## Weak Inversion (or Cut-off or Subthreshold)

- Transition from insulating to conducting is non-linear, but not abrupt
- Current does flow
  - But exponentially dependent on  $V_{GS}$



Penn ESE 568 Fall 2017 – Khanna

18

## Weak Inversion (or Cut-off or Subthreshold)

If  $V_{GS} < V_{th}$ ,

$$I_{DS} = I_S \left( \frac{W}{L} \right) e^{\left( \frac{V_{GS} - V_{th}}{n k T / q} \right)} \left( 1 - e^{\left( \frac{V_{DS}}{k T / q} \right)} \right) (1 + \lambda V_{DS})$$

- Current is from the parasitic NPN BJT transistor when gate is unbiased and there is no conducting channel

Penn ESE 568 Fall 2017 - Khanna


19

## Subthreshold Slope

- Exponent in  $V_{GS}$  determines how steep the turnon is

$$S = n \left( \frac{kT}{q} \right) \ln(10)$$

- Units: V/dec
- Every 5 Volts,  $I_{DS}$  is scaled by factor of 10



Penn ESE 568 Fall 2017 - Khanna

20

## 2<sup>nd</sup> Order Effects

- Mobility Degradation with Normal Field
  - Vertical field
  - Triode and saturation region
- Velocity Saturation
  - Lateral field
  - Saturation region
- Short Channel Effects


Penn ESE 568 Fall 2017 - Khanna

21

## Mobility Degradation with Normal Field

**Usually Modeled Empirically**

**Affects both saturation and triode regions, strong inversion only**



Penn ESE 568 Fall 2017 - Khanna

22

## Mobility Degradation with Normal Field

- High gate-to-source voltage

$$\mu_n(\text{eff}) \approx \frac{\mu_{n0}}{1 + \theta(V_{GS} - V_T)}$$

- $\theta$  = mobility modulation factor (empirical)

Penn ESE 568 Fall 2017 - Khanna

23

## Velocity Saturation

**Affects saturation region in strong inversion**


Normally,  $v = \mu E$  but if  $E > E_{CRIT}$  Then  $v = v_{SAT}$

Penn ESE 568 Fall 2017 - Khanna

24

## Velocity Saturation

- Once velocity saturates:  
Mobility degradation due to lateral electric field ( $V_{DS}/L_{eff}$ )



Penn ESE 568 Fall 2017 – Khanna

25

## Velocity Saturation

### Affects saturation region in strong inversion

Normally,  $v = \mu E$  but if  $E > E_{CRIT}$  Then  $v = v_{SAT}$

Qualitatively

$$I_D = WQ_N v$$

Below Critical Field (Long Channel) For  $V_{DS} > V_{DSAT}$

$$Q_N \propto V_{GS} - V_T$$

$$v \propto E \propto V_{GS} - V_T$$

$$\text{Thus } I_D \propto (V_{GS} - V_T)^2$$

Penn ESE 568 Fall 2017 – Khanna

26

## Velocity Saturation

### Affects saturation region in strong inversion

Normally,  $v = \mu E$  but if  $E > E_{CRIT}$  Then  $v = v_{SAT}$

Qualitatively

$$I_D = WQ_N v$$

Below Critical Field (Long Channel) For  $V_{DS} > V_{DSAT}$

$$Q_N \propto V_{GS} - V_T$$

$$v \propto E \propto V_{GS} - V_T$$

$$\text{Thus } I_D \propto (V_{GS} - V_T)^2$$

High Field (Short Channel)


If  $v \rightarrow v_{SAT}$  then  $v$  is constant

$$I_D \propto (V_{GS} - V_T)$$

Penn ESE 568 Fall 2017 – Khanna

27

## Short Channel Effects – $V_T$ Reduction




$$V_{T0}(\text{short channel}) = V_{T0} - \Delta V_{T0}$$

Penn ESE 568 Fall 2017 – Khanna

28

## Short Channel Effects – $V_T$ Reduction



$$V_{T0}(\text{short channel}) = V_{T0} - \Delta V_{T0}$$


Penn ESE 568 Fall 2017 – Khanna

29

## Short Channel Effects - DIBL

- Drain Induced Barrier Lowering

- $V_T$  Reduction with Drain Bias




Penn ESE 568 Fall 2017 – Khanna

30

## pMOS Device


- A PMOS can be constructed analogous to an NMOS: (n-type body), heavily doped p-type source and drain.
- A virtual "p-type" channel is formed in a P-MOS (holes are carriers in the channel) by applying a negative  $v_{GS}$ .
- i-v characteristic equations of a PMOS is similar to the NMOS with the exception:
  - Voltages are negative (we switch the terminals to have positive voltages: use  $v_{SG}$  instead of  $v_{GS}$ ).
  - Use mobility of holes,  $\mu_p$ , instead of  $\mu_n$  in the expression for  $i_D$



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

31

## MOS Circuit Symbols



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

32

## MOS IV Characteristic Equations

Not exactly, subT current flows

**NMOS** ( $V_{OV} = v_{GS} - V_{th}$ ,  $\lambda = 1 / V_A$ )

Cut - Off:  $V_{OV} \leq 0$   $i_D = 0$

Triode:  $V_{OV} \geq 0$  and  $v_{DS} \leq V_{OV}$   $i_D = 0.5 \mu_n C_{ox} \frac{W}{L} [2V_{OV}v_{DS} - v_{DS}^2]$

Saturation:  $V_{OV} \geq 0$  and  $v_{DS} \geq V_{OV}$   $i_D = 0.5 \mu_n C_{ox} \frac{W}{L} V_{OV}^2 [1 + \lambda(v_{DS} - V_{OV})]$

**PMOS** ( $V_{OV} = v_{SG} - |V_{th}|$ ,  $\lambda = 1 / |V_A|$ )

Cut - Off:  $V_{OV} \leq 0$   $i_D = 0$

Triode:  $V_{OV} \geq 0$  and  $v_{SD} \leq V_{OV}$   $i_D = 0.5 \mu_p C_{ox} \frac{W}{L} [2V_{OV}v_{SD} - v_{SD}^2]$

Saturation:  $V_{OV} \geq 0$  and  $v_{SD} \geq V_{OV}$   $i_D = 0.5 \mu_p C_{ox} \frac{W}{L} V_{OV}^2 [1 + \lambda(v_{SD} - V_{OV})]$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

Simplified for hand analysis

33

## nMOS Exercise

- <http://www-g.eng.cam.ac.uk/mmg/teaching/linearcircuits/mosfet.html>

Penn ESE 568 Fall 2017 – Khanna

34

## Small Signal Models



## Formal Derivation of Small Signal Model

- Signal + Bias for element A ( $i_A, v_A$ ):  $i_A = f(v_A)$
- Bias for element A ( $I_A, V_A$ ):  $I_A = f(V_A)$
- Signal for element A ( $i_a, v_a$ ):  $i_a = g(v_a)$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

36

## Formal Derivation of Small Signal Model

- Signal + Bias for element A ( $i_A, v_A$ ) :  $i_A = f(v_A)$
- Bias for element A ( $I_A, V_A$ ) :  $I_A = f(V_A)$
- Signal for element A ( $i_a, v_a$ ) :  $i_a = g(v_a)$

$$\begin{aligned}
 i_A &= f(v_A) \\
 &= f(V_A) + f^{(1)}(V_A) \cdot (v_A - V_A) + \frac{f^{(2)}(V_A)}{2!} \cdot (v_A - V_A)^2 + \dots \quad (\text{Taylor Series Expansion}) \\
 &= f(V_A) + f^{(1)}(V_A) \cdot v_a + \frac{f^{(2)}(V_A)}{2!} \cdot v_a^2 + \dots \\
 &\approx f(V_A) + f^{(1)}(V_A) \cdot v_a \\
 i_A &= I_A + i_a = I_A + f^{(1)}(V_A) \cdot v_a
 \end{aligned}$$

$$i_a = g(v_a) = f^{(1)}(V_A) \cdot v_a$$

Small signal means:

$$\begin{aligned}
 |f^{(1)}(V_A) \cdot v_a| &\gg \left| \frac{f^{(2)}(V_A)}{2!} \cdot v_a^2 \right| \\
 |v_a| &\ll 2 \cdot \left| \frac{f^{(1)}(V_A)}{f^{(2)}(V_A)} \right|
 \end{aligned}$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

37

## MOS Small Signal Model

$$\begin{aligned}
 \text{MOS iv equations: } i_D &= f(v_{GS}, v_{DS}) \\
 i_G &= 0
 \end{aligned}$$

- Signal + Bias for MOS ( $i_D, v_{GS}, v_{DS}$ ) :  $i_D = f(v_{GS}, v_{DS}), i_G = 0$
- Bias for MOS ( $I_D, V_{GS}, V_{DS}$ ) :  $I_D = f(V_{GS}, V_{DS}), I_G = 0$
- Signal for MOS ( $i_d, v_{gs}, v_{ds}$ ) :  $i_d = g(v_{gs}, v_{ds}), i_g = 0$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

38

## MOS Small Signal Model

$$\begin{aligned}
 \text{MOS iv equations: } i_D &= f(v_{GS}, v_{DS}) \\
 i_G &= 0
 \end{aligned}$$

- Signal + Bias for MOS ( $i_D, v_{GS}, v_{DS}$ ) :  $i_D = f(v_{GS}, v_{DS}), i_G = 0$
- Bias for MOS ( $I_D, V_{GS}, V_{DS}$ ) :  $I_D = f(V_{GS}, V_{DS}), I_G = 0$
- Signal for MOS ( $i_d, v_{gs}, v_{ds}$ ) :  $i_d = g(v_{gs}, v_{ds}), i_g = 0$

$$\begin{aligned}
 I_D + i_d &= i_D = f(v_{GS}, v_{DS}) \quad (\text{Taylor Series Expansion in 2 variables}) \\
 &= f(V_{GS}, V_{DS}) + \left. \frac{\partial f}{\partial v_{GS}} \right|_{V_{GS}, V_{DS}} \cdot (v_{GS} - V_{GS}) + \left. \frac{\partial f}{\partial v_{DS}} \right|_{V_{GS}, V_{DS}} \cdot (v_{DS} - V_{DS}) + \dots \\
 &\approx I_D + \left. \frac{\partial f}{\partial v_{GS}} \right|_{V_{GS}, V_{DS}} \times v_{gs} + \left. \frac{\partial f}{\partial v_{DS}} \right|_{V_{GS}, V_{DS}} \times v_{ds}
 \end{aligned}$$

$$i_d \approx \left. \frac{\partial f}{\partial v_{GS}} \right|_{V_{GS}, V_{DS}} \times v_{gs} + \left. \frac{\partial f}{\partial v_{DS}} \right|_{V_{GS}, V_{DS}} \times v_{ds}$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

39

## MOS Small Signal Model

$$i_D = 0.5 \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t)^2 (1 + \lambda v_{DS}) = f(v_{GS}, v_{DS})$$

$$i_d = \left. \frac{\partial f}{\partial v_{GS}} \right|_{V_{GS}, V_{DS}} \cdot v_{gs} + \left. \frac{\partial f}{\partial v_{DS}} \right|_{V_{GS}, V_{DS}} \cdot v_{ds}$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

40

## MOS Small Signal Model

$$i_D = 0.5 \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t)^2 (1 + \lambda v_{DS}) = f(v_{GS}, v_{DS})$$

$$i_d = \left. \frac{\partial f}{\partial v_{GS}} \right|_{V_{GS}, V_{DS}} \cdot v_{gs} + \left. \frac{\partial f}{\partial v_{DS}} \right|_{V_{GS}, V_{DS}} \cdot v_{ds}$$

$$\left. \frac{\partial f}{\partial v_{GS}} \right|_{V_{GS}, V_{DS}} = 2 \times 0.5 \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t)(1 + \lambda v_{DS}) \Big|_{V_{GS}, V_{DS}}$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

41

## MOS Small Signal Model

$$i_D = 0.5 \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t)^2 (1 + \lambda v_{DS}) = f(v_{GS}, v_{DS})$$

$$i_d = \left. \frac{\partial f}{\partial v_{GS}} \right|_{V_{GS}, V_{DS}} \cdot v_{gs} + \left. \frac{\partial f}{\partial v_{DS}} \right|_{V_{GS}, V_{DS}} \cdot v_{ds}$$

$$\left. \frac{\partial f}{\partial v_{GS}} \right|_{V_{GS}, V_{DS}} = 2 \times 0.5 \mu_n C_{ox} \frac{W}{L} (v_{GS} - V_t)(1 + \lambda v_{DS}) \Big|_{V_{GS}, V_{DS}}$$

$$= 2 \times \frac{0.5 \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t)^2 (1 + \lambda V_{DS})}{(V_{GS} - V_t)} = \frac{2I_D}{V_{OV}} = g_m$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

42

## MOS Small Signal Model

$$i_D = 0.5\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_T)^2 (1 + \lambda v_{DS}) = f(v_{GS}, v_{DS})$$

$$\left. \frac{\partial f}{\partial v_{DS}} \right|_{v_{GS}, v_{DS}} = \lambda \times 0.5\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_T)^2 \Big|_{v_{GS}, v_{DS}}$$

$$= \lambda \times \frac{0.5\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2}{(1 + \lambda V_{DS})}$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

43

## MOS Small Signal Model

$$i_D = 0.5\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_T)^2 (1 + \lambda v_{DS}) = f(v_{GS}, v_{DS})$$

$$\left. \frac{\partial f}{\partial v_{DS}} \right|_{v_{GS}, v_{DS}} = \lambda \times 0.5\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_T)^2 \Big|_{v_{GS}, v_{DS}}$$

$$= \lambda \times \frac{0.5\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})}{(1 + \lambda V_{DS})} = \frac{\lambda I_D}{(1 + \lambda V_{DS})} \approx \lambda I_D \equiv \frac{1}{r_o}$$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

44

## MOS Small Signal Model

$$i_D = 0.5\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_T)^2 (1 + \lambda v_{DS}) = f(v_{GS}, v_{DS})$$

$$i_d = \left. \frac{\partial f}{\partial v_{GS}} \right|_{v_{GS}, v_{DS}} \cdot v_{gs} + \left. \frac{\partial f}{\partial v_{DS}} \right|_{v_{GS}, v_{DS}} \cdot v_{ds}$$

$$\left. \frac{\partial f}{\partial v_{GS}} \right|_{v_{GS}, v_{DS}} = 2 \times 0.5\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_T) (1 + \lambda v_{DS}) \Big|_{v_{GS}, v_{DS}}$$

$$= 2 \times \frac{0.5\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})}{(V_{GS} - V_T)} = \frac{2I_D}{V_{OV}} \equiv g_m$$

$$\left. \frac{\partial f}{\partial v_{DS}} \right|_{v_{GS}, v_{DS}} = \lambda \times 0.5\mu_n C_{ox} \frac{W}{L} (v_{GS} - V_T)^2 \Big|_{v_{GS}, v_{DS}}$$


$$= \lambda \times \frac{0.5\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})}{(1 + \lambda V_{DS})} = \frac{\lambda I_D}{(1 + \lambda V_{DS})} \approx \lambda I_D \equiv \frac{1}{r_o}$$

$i_d = g_m \cdot v_{gs} + \frac{v_{ds}}{r_o} \quad i_g = 0$

Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

45


## MOS Small Signal Model



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

46

## MOS Small Signal Model



Penn ESE 568 Fall 2017 – Khanna (Slides adapted from F. Najmabadi, UCSD)

47

## Back Gate Small Signal Model

$$g_{mb} \equiv \frac{\partial I_D}{\partial V_{BS}} = \frac{\partial I_D}{\partial V_T} \frac{\partial V_T}{\partial V_{BS}} \text{ at o.p.}$$

$$g_{mb} = \frac{\partial}{\partial V_T} \left( \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_T)^2 \right) \frac{\partial V_T}{\partial V_{BS}} = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T) \frac{\partial V_T}{\partial V_{BS}}$$

$$= g_m \frac{\partial V_T}{\partial V_{BS}}$$

Since  $V_T = V_{T0} + \gamma \left( \sqrt{2|\phi_{FP}| + V_{SB}} - \sqrt{2|\phi_{FP}|} \right)$

$$\frac{\partial V_T}{\partial V_{BS}} = \frac{\gamma}{2\sqrt{2|\phi_{FP}| + V_{SB}}}$$

$\therefore g_{mb} = g_m \frac{\gamma}{2\sqrt{2|\phi_{FP}| + V_{SB}}} \text{ where } \gamma = \frac{\sqrt{2q\epsilon N_A}}{C_{ox}}$

Penn ESE 568 Fall 2017 – Khanna

48



## Back Gate Small Signal Model

$$g_{mb} = \frac{\partial I_D}{\partial V_{BS}} = \frac{\partial I_D}{\partial V_T} \frac{\partial V_T}{\partial V_{BS}} \text{ at o.p.}$$

$$g_{mb} = \frac{\partial}{\partial V_T} \left( \frac{\mu C_{OX} W}{L} (V_{GS} - V_T)^2 \right) \frac{\partial V_T}{\partial V_{BS}} = \mu C_{OX} \frac{W}{L} (V_{GS} - V_T) \frac{\partial V_T}{\partial V_{BS}}$$

$$= g_m \frac{\partial V_T}{\partial V_{BS}}$$

$$\text{Since } V_T = V_{T0} + \gamma \left( \sqrt{2\phi_{FP}} + V_{SB} - \sqrt{2\phi_{FP}} \right)$$

$$\frac{\partial V_T}{\partial V_{BS}} = \frac{\gamma}{2\sqrt{2\phi_{FP}} + V_{SB}}$$

$$\therefore g_{mb} = g_m \frac{\gamma}{2\sqrt{2\phi_{FP}} + V_{SB}} \text{ where } \gamma = \frac{\sqrt{2q e N_A}}{C_{OX}}$$

$$i_d = g_m \cdot v_{gs} + \frac{v_{ds}}{r_o} + g_{mb} \cdot v_{sb}$$

$$g_s = g_{mb}$$

## Weak Inversion Small Signal Model

$$I_D \propto e^{q\psi_s/kT}$$

$$\text{Recall } \Delta\psi_s = \frac{C_{OX}}{C_{OX} + C_B} \Delta V_{GS} = \frac{\Delta V_{GS}}{n}; \text{ capacitive voltage divider}$$

$$n = \frac{C_{OX} + C_S}{C_{OX}} \quad C_S = \frac{dQ_s}{d\psi_s} = \sqrt{\frac{q e N_A}{2\psi_s}} \quad \text{Typical } n \sim 1.5-1.6$$

$$I \propto e^{qV_{GS}/nkT}$$

$$\text{which leads to } I_D = I_0 e^{qV_{GS}/nkT} (1 + \lambda V_{DS})$$

$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \frac{q I_D}{nkT}; \text{ similar to BJT}$$

$$r_o = \left( \frac{\partial I_D}{\partial V_{DS}} \right)^{-1} \approx \frac{1}{\lambda I_D}; \text{ same as in strong inv.}$$

## Weak Inversion Small Signal Model


$$I_D \propto e^{q(V_{GS} - V_T)/nkT}$$

$$g_{mb} = \frac{\partial I_D}{\partial V_{BS}} = \frac{\partial I_D}{\partial V_T} \frac{\partial V_T}{\partial V_{BS}} = -g_m \frac{\partial V_T}{\partial V_{BS}}$$

$$\frac{\partial V_T}{\partial V_{BS}} = -\frac{\gamma}{2\sqrt{2\phi_{FP}} + V_{SB}} \text{ as in strong inversion}$$

$$g_{mb} \approx g_m \frac{\gamma}{2\sqrt{2\phi_{FP}} + V_{SB}} \text{ same as in strong inversion}$$


## pMOS Small Signal Model



➤ **PMOS small-signal circuit model is identical to NMOS**

- We will use NMOS circuit model for both!
- For both NMOS and PMOS, while  $i_D \geq 0$  and  $I_D \geq 0$ , signal quantities:  $i_d$ ,  $v_{gs}$ , and  $v_{ds}$ , can be negative!

## MOSFET Parasitic Capacitance




- Any two conductors separated by an insulator form a parallel-plate capacitor
- Two types
  - Extrinsic – Outside the box (e.g. junction, overlap)
  - Intrinsic – Inside the box (e.g. gate-to-channel)

## Capacitance Roundup


- $C_{gs} = C_{GSi} + C_{GSO}$
- $C_{gd} = C_{GDi} + C_{GDO}$
- $C_{gb} = C_{GBO}$
- $C_{sb} = C_{diff}$
- $C_{db} = C_{diff}$

intrinsic  
extrinsic



## Extrinsic Capacitance Roundup

- $C_{gs} = C_{GSO}$
- $C_{gd} = C_{GDO}$
- $C_{sb} = C_{diff}$
- $C_{db} = C_{diff}$




extrinsic

## Extrinsic Capacitors




## MOSFET Parasitic Capacitance



- Any two conductors separated by an insulator form a parallel-plate capacitor
- Two types
  - Extrinsic – Outside the box (e.g. junction, overlap)
  - Intrinsic – Inside the box (e.g. gate-to-channel)

## MOSFET Parasitic Capacitance




## Extrinsic

### Overlap Capacitance



## Overlap


- gate/source and gate/drain overlap



## Overlap

□ Length of overlap


$$L_D = \frac{L_M - L_{eff}}{2}$$



Penn ESE 568 Fall 2017 - Khanna

61

## Overlap Capacitance




$$C = \epsilon_r \epsilon_0 \frac{A}{d}$$

$$C_o = \epsilon_{ox} \frac{WL_D}{t_{ox}}$$

Penn ESE 568 Fall 2017 - Khanna

62

## Overlap Capacitance



$$C = \epsilon_r \epsilon_0 \frac{A}{d}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$


$$C_o = \epsilon_{ox} \frac{WL_D}{t_{ox}}$$

$$C_o = C_{ox} WL_D$$

Penn ESE 568 Fall 2017 - Khanna

63

## Overlap Capacitance



$$C = \epsilon_r \epsilon_0 \frac{A}{d}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$C_o = \epsilon_{ox} \frac{WL_D}{t_{ox}}$$


$$C_o = C_{ox} WL_D = C_{GSO} = C_{GDO}$$

Penn ESE 568 Fall 2017 - Khanna

64

## Use Measured Values

Gate to drain and gate to source overlap capacitance



$$C_{GDO} \text{ (or } C_{GSO}) = WC_{gs0}$$

For best results, use measured value of  $C_{gs0}$ .

Penn ESE 568 Fall 2017 - Khanna

65

## Overlap Capacitance

Name	Model Parameters	Units
LEVEL	Model type (1, 2, or 3)	
CBD	Bulk-drain zero-bias p-n cap (not used)	F
CBS	Bulk-source zero-bias p-n cap (not used)	F
CJ	Bulk p-n zero-bias bottom cap/area	F/m**2
CJSW	Bulk p-n zero-bias perimeter cap/length	F/m
MJ	Bulk p-n bottom grading coefficient	
MJSW	Bulk p-n sidewall grading coefficient	
EC	Empirical bulk p-n forward-bias cap coefficient	
CGSO	Gate-source overlap cap/channel width	F/m
CGDO	Gate-drain overlap cap/channel width	F/m
CGBO	Gate-bulk overlap cap/channel width	F/m
NSUB	Substrate doping density	1/cm**3
NSS	Surface-state density	1/cm**2
NFS	Fast surface-state density	1/cm**2
TOX	Oxide thickness	m
TPG	Gate material type: + 1 = opposite of substrate, - 1 = same as substrate, 0 = aluminum	
XJ	Metallurgical junction depth	m

Scales with Width (W)

Penn ESE 568 Fall 2017 - Khanna

66

## Extrinsic

### Junction Capacitance



Penn ESE 568 Fall 2017 – Khanna


## Diode Capacitance

- When a reverse voltage is applied to a PN junction, a depletion region containing almost no charge carriers is generated and acts similarly to the dielectric of a capacitor.
- The depletion region increases in width as the reverse voltage across it increases.
- If we imagine that the diode capacitance can be likened to a parallel plate capacitor, then as the plate spacing (i.e. the depletion region width) increases, the capacitance should decrease.
- Increasing the reverse bias voltage across the PN junction therefore decreases the diode capacitance.
- Worst case is in zero-bias case**

Penn ESE 568 Fall 2017 – Khanna

68

## Junction Capacitance



Penn ESE 568 Fall 2017 – Khanna

69

## Junction Capacitance

$$C_{js} = \frac{C_{j0}}{\sqrt{1 + \frac{V_{SB}}{\Phi_0}}} \quad C_{j-sw} = \frac{C_{j-sw0}}{\sqrt{1 + \frac{V_{SB}}{\Phi_0}}} \quad \psi_0 = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2}$$

$$C_{sb} = A_s C_{js} + P_s C_{j-sw}$$

- Source-substrate bottom wall  $A_s \times C_j$
- Source-substrate side wall  $P_s \times C_{j-sw}$
- Channel-substrate: too complicated for hand calculation- ignore

Penn ESE 568 Fall 2017 – Khanna

70

## Junction Capacitance

$$C_{jd} = \frac{C_{j0}}{\sqrt{1 + \frac{V_{DB}}{\Phi_0}}} \quad C_{j-sw} = \frac{C_{j-sw0}}{\sqrt{1 + \frac{V_{SB}}{\Phi_0}}} \quad \psi_0 = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2}$$

$$C_{db} = A_d C_{jd} + P_d C_{j-sw}$$

- Drain-substrate bottom wall  $A_d \times C_j$
- Drain-substrate side wall  $P_d \times C_{j-sw}$

Penn ESE 568 Fall 2017 – Khanna

71

## Junction Capacitance

Name	Model Parameters	Units
LEVEL	Model type (1, 2, or 3)	
CBD	Bulk-drain zero-bias p-n cap (not used)	F
CBS	Bulk-source zero-bias p-n cap (not used)	F
CJ	Bulk p-n zero-bias bottom cap/area	F/m**2
CJSW	Bulk p-n zero-bias perimeter cap/length	F/m
MJ	Bulk p-n bottom grading coefficient	
MJSW	Bulk p-n sidewall grading coefficient	
FC	Empirical bulk p-n forward-bias cap coefficient	
CGSO	Gate-source overlap cap/channel width	F/m
CGDO	Gate-drain overlap cap/channel width	F/m
CGBO	Gate-bulk overlap cap/channel width	F/m
NSUB	Substrate doping density	1/cm**3
NSS	Surface-state density	1/cm**2
NFS	Fast surface-state density	1/cm**2
TOX	Oxide thickness	m
TPG	Gate material type: + 1 = opposite of substrate, - 1 = same as substrate, 0 = aluminum	
XJ	Metallurgical junction depth	m


Scales with Junction area or width

Penn ESE 568 Fall 2017 – Khanna

72

## Extrinsic Capacitance Roundup

- $C_{gs} = C_{GSO}$
- $C_{gd} = C_{GDO}$
- $C_{sb} = C_{diff}$
- $C_{db} = C_{diff}$




extrinsic

Penn ESE 568 Fall 2017 – Khanna

73

## Intrinsic Capacitance Roundup

- $C_{gs} = C_{GSi}$
- $C_{gd} = C_{GDl}$
- $C_{gb} = C_{GBO}$



intrinsic

Penn ESE 568 Fall 2017 – Khanna

74

## Intrinsic Capacitances



Penn ESE 568 Fall 2017 – Khanna


## Gate-to-Bulk Capacitance

- When talking about gate capacitance, we must distinguish several operating regions
  - Transistor on
    - Triode and saturation regions
  - Transistor “off”
    - Subthreshold operation

Penn ESE 568 Fall 2017 – Khanna

76

## Gate-to-Bulk Capacitance – Subthreshold




- There is no conductive channel
  - Gate sees a capacitor to substrate, equivalent to the series combination of the gate oxide capacitor and the depletion capacitance
  - $C_{GC} = WLC_{ox}$

Penn ESE 568 Fall 2017 – Khanna

77





## Gate-to-Bulk Capacitance – Triode



- Gate terminal and conductive channel form a parallel plate capacitor across gate oxide  $C_{GC} = WLC_{ox}$  (lumped into  $C_{GS}$  and  $C_{GD}$ )
- The depletion capacitance  $C_{CB}$  adds extra capacitance from drain and source to substrate
  - Usually negligible

Penn ESE 568 Fall 2017 – Khanna

78



### First Order Capacitance Summary

Operation Region	$C_{GCB}$	$C_{GCS}$	$C_{GCD}$	$C_{GC}$	$C_G$
Subthreshold					
Linear					
Saturation					

Penn ESE 370 Fall 2016 - Khanna 83

### First Order Capacitance Summary


Operation Region	$C_{GCB}$	$C_{GCS}$	$C_{GCD}$	$C_{GC}$	$C_G$
Subthreshold					
Linear	0	$C_{ox}WL/2$	$C_{ox}WL/2$		
Saturation					

$$C_{GCS} = C_{GCD} = \frac{1}{2} C_{ox} W L_{effective}$$

Penn ESE 370 Fall 2016 - Khanna 84

## First Order Capacitance Summary

Operation Region	$C_{GCB}$	$C_{GCS}$	$C_{GCD}$	$C_{GC}$	$C_G$
Subthreshold	$C_{OX}WL$	0	0		
Linear	0	$C_{OX}WL/2$	$C_{OX}WL/2$		
Saturation					




Penn ESE 370 Fall 2016 - Khanna

85

## First Order Capacitance Summary

Operation Region	$C_{GCB}$	$C_{GCS}$	$C_{GCD}$	$C_{GC}$	$C_G$
Subthreshold	$C_{OX}WL$	0	0		
Linear	0	$C_{OX}WL/2$	$C_{OX}WL/2$		
Saturation	0	$(2/3)C_{OX}WL$	0		



Penn ESE 370 Fall 2016 - Khanna

86

## First Order Capacitance Summary

Operation Region	$C_{GCB}$	$+$	$C_{GCS}$	$+$	$C_{GCD}$	$=$	$C_{GC}$	$C_G$
Subthreshold	$C_{OX}WL$		0		0		$C_{OX}WL$	
Linear	0		$C_{OX}WL/2$		$C_{OX}WL/2$		$C_{OX}WL$	
Saturation	0		$(2/3)C_{OX}WL$		0		$(2/3)C_{OX}WL$	

Penn ESE 370 Fall 2016 - Khanna

87

## First Order Capacitance Summary

Operation Region	$C_{GCB}$	$C_{GCS}$	$C_{GCD}$	$C_{GC}$	$C_G$
Subthreshold	$C_{OX}WL$	0	0	$C_{OX}WL$	$C_{OX}WL + 2C_{GDO}$
Linear	0	$C_{OX}WL/2$	$C_{OX}WL/2$	$C_{OX}WL$	$C_{OX}WL + 2C_{GDO}$
Saturation	0	$(2/3)C_{OX}WL$	0	$(2/3)C_{OX}WL$	$(2/3)C_{OX}WL + 2C_{GDO}$


$$C_o = \frac{1}{2} C_{ox} W (L_{drawn} - L_{effective}) = C_{GSO} = C_{GDO}$$

Penn ESE 370 Fall 2016 - Khanna

88

## Small Signal Capacitance Roundup

□ Textbook pgs 41 and 42




Penn ESE 568 Fall 2017 - Khanna

89

## Small Signal Capacitance Roundup

□ Textbook pgs 41 and 42

Assumes Saturation




Penn ESE 568 Fall 2017 - Khanna

90

## Lecture Outline


### □ MOSFET has modes of operation

- Subthreshold
- Triode
- Saturation



### □ Small Signal Model

- Enables hand analysis
- Resistive components
  - $g_{m0}$
  - $r_{ds}$
- Capacitive Components
  - Dependent on modes of operation, but well defined model for saturation, which is where we want to design our transistors to be



## Admin

### □ HW 1 due **Friday** at midnight in Canvas

- You should be able to do it all now
- Sets up the Cadence environment and gets you familiar with Cadence basics