

# XIAMEN OCULAR



#### **Outline Dimension**



#### **Block diagram**



#### Interface pin connections

PIN NO	Symbol	Function
1	VSS 🗆	GND
2	VDD 🗆	+5V
3	V0 🗆	Constrast adjustment
4	RS	H/L Register select signal
5	R/W	H/L Read/Write signal
6	E	H/L Enable signal
7 to 14	DB0 to DB7	H/L Data bus line
15	CS1	Chip select for IC1
16	CS2	Chip select for IC2
17	RST	Reset signal
18	VEE	Negative voltage output
19	A	Power supply for BKL(5.0V)
20	ĸ	Power supply for BKL(GND)

#### Feature

1. 128X64 dots graphic LCD module

2. Built-in controller (NT7107&NT7108)

3. 5.0V power supply

4. STN; 1/64 duty; LED BKL or EL BKL

#### Mechanical Data

Item	Standard	Unit
Module dimension	93.0x70.0	mm
Viewing area	72.0x40.0	mm
Dot size	0.48x0.48	mm
Dot pitch	0.52x0.52	mm

#### **Absolute Maximum Rating**

1			Unit			
Item	Symbol	Min	Тур	Max		
Power supply	VDD-VSS	-0.3		5.5	v	
Input voltage	VI	-0.3		VDD		

#### **Electronical characteristics**

	4 1 1		5	í.	1.2.2		
Item	Symbol	Condition	Min Typ		Max	Unit	
Incud wellage	VDD	+5V	4.7	5.0	5.5	V	
Input voltage	VDD				( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )		
Supply current	loo	VDD=5V		8	<u></u>	mA	
Recommended LCD driving voltage	VDD-V0	-20°C				2	
		0°C	<del></del>	9.8		Q.	
for normal temp		25°C	I	9.5		v	
version module		50°C	l	9.3			
		70°C	1000		<u></u>		
LED forward voltage	VF	25°C	<u></u>	4.2	4.5	V	
LED forward current	IF	25°C		360	· · · · · · ·	mA	
EL power supply current	IEL	Val=110V AC 400Hz	100000			mA	

**User's Guide** 

# GDM12864A LCM

(Liquid Crystal Display Module)

XIAMEN OCULAR LCD DEVICES CO., LTD.

**????????????** South 5F., Guang Xia Bldg. Torch Hi-tech Develop. Area, Xiamen, China 361006 Tel: (0592)6026045 Fax: (0592)6026021

# **Contents**

#### Chapter 1. Introduction to ITM-12864A LCM 1

Features		1
Mechanical Specifications	1	
Temperature Characteristics		1
External Dimensions	2	
Application Diagram	3	
Electro- Optical characteristics	4	
Interface Pin Connections	5	
Electrical Absolute Maximum Rating (KS0107B)	6	
DC Electrical Characteristics (KS0107B)	6	
Electrical Absolute Maximum Rating (KS0108B)	7	
DC Electrical Characteristics (KS0108B)	7	

# Chapter 2. Driver IC (KS0107B) Function Description

8

13

Introduction	8	
AC Characteristics	9	
Master Mode		9
Slave Mode	10	
Functional Description		11
RC Oscillator	11	
Timing Generation Circuit	11	
Data Shift & Phase Select Control	12	

# Chapter 3. Driver IC (KS0108B) Function Description

Introduction	13	
AC Characteristics	13	
Operating Principles & Methods		16
Display Control Instruction		19

## CHAPTER 1

# Introduction to ITM-12864A LCM

ITM-12864A is a dot matrix graphic LCD module which is fabricated by low power COMS technology. It can display 128\*64 dots size LCD panel using a 128\*64 bit-mapped Display Data RAM (DDRAM). It interfaces with an 8-bit microprocessor.

#### **Features**


- Display format: 128\*64 dots matrix graphic
- STN yellow-green mode
- Easy interface with 8-bit MPU
- Low power consumption
- LED back-light
- Viewing angle: 6 O'clock
- LCD driver IC: KS0108B(2?)? KS0107B
- Connector: Zebra

# **Mechanical Specifications**

Item	Dimension	Unit
Module Size(W*H*T)	93.0*70.0*10.0	mm
Viewing Area(W*H)	72.0*40.0	mm
Number of Dots	128.0*64.0	PCS
Dot Size(W*H)	0.48*0.48	mm
Dot Pitch(W*H)	0.52*0.52	mm
Module Size With B/L	93.0*70.0*15.0	mm

## **Temperature Characteristics**


Parameter	Symbol	Rating	Unit
Operating temperature	Topr	0 ~ +50	?
Storage temperature	Tstg	-20 ~ +70	?



**Figure 1. External Dimensions** 

INTECH LCD MODULE ITM-12864A






#### \*Note


1/64 duty, 1/6.7 bias V<sub>DD</sub>>V1>V2>V3>V4>V5>V<sub>EE</sub>

TN Type (Twisted Nematic )							
Item	Symbol	Min.	Тур.	Max.	Unit	Condition	Note
Viewing Angle	?2-?1 f	- 40	-	-	deg.	Cr = 2.0	1,2
Contrast Ratio	Cr	-	4	-	-	$?=20^{?}$ f = 0 <sup>?</sup>	3
Response Time (rise)	t <sub>R</sub>	-	110	-	ms	$?=20^{?}$ f = 0 <sup>?</sup>	4
Response Time (fall)	t <sub>F</sub>	-	110	-	ms	$?=20^{?}$ f = 0 <sup>?</sup>	4
STN Type (Super Twis	ted Nematic	)					
Item	Symbol	Min.	Тур.	Max.	Unit	Condition	Note
Viewing Angle	? <sub>2</sub> -? <sub>1</sub> f	70 -90	-	+90	deg.	Cr = 2.0	1,2
Contrast Ratio	Cr	-	4	-	-	$?=20^{?}$ f = 0 <sup>?</sup>	3
Response Time (rise)	t <sub>R</sub>	-	110	-	ms	$?=20^{?}$ f = 0 <sup>?</sup>	4
Response Time (fall)	t <sub>F</sub>	-	110	-	ms	$?=20^{?}$ f = 0 <sup>?</sup>	4


#### **Electro-Optical characteristics** TN Type (Twisted Nematic )

**1.** Definition of angle  $|\dot{E} \& |_{\tilde{O}}$  **2.** Definition of viewing angle  $|\dot{E}|_1 \& |_{\tilde{O}|_2}$ 






3. Definition of contrast Cr



4. Definition of optical response



Pin No.	Symbol	I/O Type	Descrip	tion					
1	VSS	Supply	Ground						
	VDD	Supply	Power s	upply					
3	VDD	Supply		LCD driver supply voltage					
2 3 4	D/I	Buppiy			-	mal shift register			
	271		MS	SHL	DIO1	DIO2			
			Н	Н	Output				
			H	L	Output	Output Output			
			L	H	Input	Output			
			L	L	Output	Input			
5	R/W		Read or		ouput	mput			
			RW H L	Data ap E= H C Display when C	CS1B=L,CS2B data DB[7:0]	:0] and can be read by the CPU while =L and CS3=H. can be written at falling edge of E B=L and CS3=H.			
6	E		Enable s	signal					
			E H L	Read d		appears while E= "High". ] is latched at falling edge of E.			
7	DB0	I/O	Data bu	s [0~7]					
8	DB1		Bi-direction	onal data bu	15				
9	DB2								
10	DB3								
11	DB4								
12	DB5								
13	DB6								
14	DB7								
15	CS1	Ι	Chip sel	ection					
16	CS2		When C	S1=H,C	S2=L, select	t IC1			
			When C	<u>S1=L</u> ,CS	S2=H, select	t IC2			
17	RESETB	Ι	Reset sig	gnal.					
			When R	STB=L					
			? 1? ON	OFF reg	ister becom	es set by 0.(display off)			
				-		mes set by 0 (Z-address 0 set, display			
				om line 0)	-				
					reset, this cond	dition can be changed only by			
				struction.					
18	VEE	Power	VE	E is connec	ted by the sam	ne voltage.			
19	А			k-light ano					
20	Κ		Bac	k-light cath	node				

# **Interface Pin Connections**

Parameter	Symbol	Rating	Unit	Note
Operating voltage	V <sub>DD</sub>	-0.3 ~ +7.0	V	*1
Supply voltage	V <sub>EE</sub>	$V_{DD}$ -19.0 ~ $V_{DD}$ +0.3	V	*4
Driver supply voltage	V <sub>B</sub>	$-0.3 \sim V_{DD} + 0.3$	V	*1,2
	V <sub>LCD</sub>	$V_{\rm EE}$ -0.3 ~ $V_{\rm DD}$ +0.3	V	*3,4

## **Electrical Absolute Maximum Ratings (KS0107B)**

#### \*Notes:

- \*1. Based on  $V_{SS} = 0V$
- \*2. Applies to input terminals and I/O terminals at high impedance. (Except V0L, V1L, V4L, and V5L)
- \*3. Applies to V0L, V1L, V4L, and V5L.

\*4. Voltage level:  $V_{DD}=V0=V1=V2=V3=V4=V5=V_{EE}$ 

## DC Electrical Characteristics(KS0107B)

(VDD= 4.5 to 5.5V, VSS=0V, VDD-VEE=8~17V, Ta= -30 to +85?)

Item	Symbo l	Condition	Min.	Тур.	Max.	Unit	Note
Operating voltage	V <sub>DD</sub>	-	4.5	-	5.5	V	_
Input voltage	V <sub>IH</sub>	-	$0.7_{\rm VDD}$	-	V <sub>DD</sub>	_	*1
	V <sub>IL</sub>	-	Vss	-	$0.3V_{D}$		
					D	_	
output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4mA	VDD-0.4	-	-	_	*2
	V <sub>OL</sub>	$I_{OL} = 0.4 mA$	-	-	0.4		
Input leakage current	I <sub>LKG</sub>	$V_{IN} = V_{DD} \sim V_{SS}$	-1.0	-	+1.0	≻A	*1
OSC Frequency	fosc	Rf=47k <b>O±</b> 2%	315	450	585	kHz	
		Cf=20pF±5%					
On Resistance	R <sub>ONS</sub>	$V_{DD}-V_{EE}=17V$	-	-	1.5	kО	-
(Vdiv-Ci)		Load current±150⊳A					
Operating current	I <sub>DD1</sub>	Master mode	-	-	1.0	mA	*3
		1/128 Duty					
	I <sub>DD2</sub>	Master mode	-	-	0.2	-	*4
		1/128 Duty				_	
Supply Current	Iee	Master mode	-	-	0.1	_	*5
		1/128 Duty					
Operating	fop1	Master mode	50	-	600	kHz	
		External Duty					_
Frequency	fop2	Slave mode	0.5	-	1500		

#### Notes

- \*1. Applies to input terminals FS, DS1, DS2, CR, SHL, MS and PCLK2 and I/O terminals DIO1, DIO2, M, and CL2 in the input state.
- \*2. Applies to output terminals CLK1, CLK2 and FRM and I/O terminals DIO1, DIO2, M, and CL2 in the output state.
- \*3. This value is specified about current flowing through Vss.
- Internal oscillation circuit: Rf=47kO, cf=20pF

Each terminals of DS1, DS2, FS, SHL, and MS is connected to VDD and out is no load.

\*4. This value is specified about current flowing through Vss.

Each terminals is DS1, DS2, FS, SHL, PCLK2 and CR is connected to VDD, MS is connected to Vss and CL2, M, DIO1 is external clock.

\*5. This value is specified about current flowing through VEE, Don't connect to VLCD (V1~V5).

Parameter	Symbol	Rating	Unit	Note
Operating voltage	V <sub>DD</sub>	-0.3 ~ +7.0	V	*1
Supply voltage	$V_{EE}$	$V_{DD}$ -19.0 ~ $V_{DD}$ +0.3	V	*4
Driver supply voltage	V <sub>B</sub>	$-0.3 \sim V_{DD} + 0.3$	V	*1,3
	V <sub>LCD</sub>	$V_{\rm EE}$ -0.3 ~ $V_{\rm DD}$ +0.3	V	*2

#### \*Notes:

\*1. Based on  $V_{SS} = 0V$ 

- \*2. Applies the same supply voltage to VEE. VLCD=VDD-VEE.
- \*3. Applies to M, FRM, CLK1,CLK2, CL, RESETB, ADC, CS1B, CS2B,CS3, E, R/W, RS and DB0~DB7.
- \*4. Applies V0L,V2L,V3L and V5L.

Voltage level: V<sub>DD</sub>=V0=V1=V2=V3=V4=V5=V<sub>EE</sub>

# DC Electrical Characteristics(KS0108B)

(VDD= 4.5 to 5.5V, VSS=0V, VDD-VEE=8~17V, Ta= -30 to +85?)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Operating voltage	V <sub>DD</sub>	-	4.5	-	5.5	V	
Input High voltage	V <sub>IH1</sub>	-	$0.7_{\text{VDD}}$	-	V <sub>DD</sub>	_	*1
	V <sub>IH2</sub>	-	2.0	-	V <sub>DD</sub>		*2
Input Low voltage	V <sub>IL1</sub>	-	0	-	$0.3V_{D}$	_	*1
					D	_	
	V <sub>IL2</sub>	-	0	-	0.8	_	*2
Output High Voltage	V <sub>OH</sub>	$I_{OH}$ = -0.2mA	2.4	-	-	_	*3
Output Low Voltage	V <sub>OL</sub>	$I_{OL}$ = 1.6mA	-	-	0.4		*3
Input leakage current	I <sub>LKG</sub>	$V_{IN} = V_{SS} \sim V_{DD}$	-1.0	-	+1.0	⊳A	*4
Three-state (OFF)	Itsl	$V_{IN} = V_{SS} \sim V_{DD}$	-5.0	-	5.0		*5
Input Current							
Driver Input leakage	Idil	$V_{IN} = V_{EE} \sim V_{DD}$	-2.0		2.0		*6
current							
On Resistance	R <sub>ONS</sub>	$V_{DD}$ - $V_{EE}$ =15V	-	-	7.5	kО	*8
(Vdiv-Ci)		Load current±100⊳A					
Operating current	I <sub>DD1</sub>	During Display	-	-	0.1	mA	*7
	I <sub>DD2</sub>	During Access	-	-	0.5		*7
		Access Cycle=1MHz					

#### Notes

- \*1. CL, FRM, M, RSTB, CLK1, CLK2
- \*2. CS1B, CS2B, CS3, E, R/W, RS, DB0~DB7
- \*3. DB0~DB7
- \*4. Except DB0~DB7
- \*5. DB0~DB7 at high impedance
- \*6. V0, V1, V3, V3, V4, V5
- \*7. 1/64 duty, FCLK=250KHZ, Frame Frequency=70HKZ, Output: No Load
- \*8. VDD-VEE=15.5V V0L>V2L>= VDD-2/7(VDD-VEE)>V3L= VEE+2/7(VDD-VEE)>V5L



CHAPTER 2

# **Driver IC Function Description**

KS0107 Driver IC 64COM graphic driver for dot matrix LCD

## Introduction

The KS0107B is an :CD driver LSI with 64 channel outputs for dot matrix liquid crystal graphic display systems.

This device provides 64 shift registers and 64 output drivers.


It generates the timing signal to control the KS0108B (64 channel segment drover.).

The KS0107B is fabricated by low power CMOS high voltage process technology, and is composed of the liquid crystal display system in combination with the KS0108B (64 channel segment drover.).



# AC Characteristics (VDD=4.5~5.5V, Ta=-30?~+85?)


#### 1. Master mode (MS=VDD, PCLK2=VDD, Cf=20pF, Rf=47KO)



Characteristic	Symbol	Min	Тур	Max	Unit
Data Setup Time	t <sub>s∪</sub>	20	-	-	
Data Hold Time	t <sub>DH</sub>	40	-	-	
Data Delay Time	t <sub>D</sub>	5	-	-	
FRM Delay Time	t <sub>DF</sub>	-2	-	2	⊳s
M Delay Time	t <sub>DM</sub>	-2	-	2	_
CL2 Low Level Width	t <sub>WLC</sub>	35	-	-	_
CL2 High Level Width	t <sub>WHC</sub>	35	-	-	
CLK1 Low Level Width	t <sub>WL1</sub>	700	-	-	_
CLK2 Low Level Width	t <sub>WL2</sub>	700	-	-	
CLK1 High Level Width	t <sub>WH1</sub>	2100	-	-	
CLK2 High Level Width	t <sub>WH2</sub>	2100	-	-	ns
CLK1-CLK2 Phase Difference	t <sub>D12</sub>	700	-	-	
CLK2-CLK1 Phase Difference	t <sub>D21</sub>	700	-	-	_
CLK1,CLK2 Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>	-	-	150	




# Slave mode (MS=V<sub>SS</sub>)



Characteristics	Symbol	Min	Тур	Max	Unit	Note
CL2 Low Level Width	t <sub>WLC1</sub>	450	-	-		PCLK2=V <sub>SS</sub>
CL2 High Level Width	t <sub>WHC1</sub>	150	-	-		PCLK2=V <sub>SS</sub>
CL2 Low Level Width	t <sub>WLC2</sub>	150	-	-		PCLK2=V <sub>DD</sub>
CL2 High Level Width	t <sub>WHL</sub>	450	-	-	ns	PCLK2=V <sub>DD</sub>
Data Setup Time	t <sub>SU</sub>	100	-	-	_	
Data Hold Time	t <sub>DH</sub>	100	-	-		
Data Delay Time	t <sub>D</sub>	-	-	200		*1
Output Data Hold Time	t <sub>H</sub>	10	-	-		
CL2 Rise/Fall Time	$t_{\rm R}/t_{\rm F}$	-	-	30	_	

\*1: Connect load CL=30pF






# **FUNCTIONAL DESCRIPTION**

#### **1.RC Oscillator**


The RC Oscillator generates CL2, M, FRM, of the KS0107B and CLK1, CLK2 of the KS0107B by the oscillation resister R and capacitor C.

When selecting the master/slave, oscillation circuit is as following:

#### 1) Master Mode



2) Slave Mode



#### 2.Timing Generation circuit

It generates CL2, M, FRM, CLK1, and CLK2 by the frequency from oscillation circuit.

- Selection of Master/Slave (M/S) When M/S is "H", it generates CL2, M, FRM, CLK1, and CLK2 internally. When M/S is "L", it operates by receiving M, CLK2 from master device.
- Frequency Selection (FS) To adjust FRM by 70Hz, the oscillation frequency should be as following:

FS	<b>Oscillation Frequency</b>
Н	f <sub>OSC</sub> =430KHz
L	f <sub>OSC</sub> =215KHz

In the slave mode, it is connected to  $V_{DD.}$ 



#### 3) **Duty Selection (DS1, DS2)**

It provides various duty selection according to DS1, DS2.

DS1	DS2	DUTY
L	L	1/48
	Н	1/64
Н	L	1/96
	Н	1/128

#### 3. Data shift & Phase Select Control

1) Phase Selection

It is a circuit to shift data on synchronization or rising edge or falling edge of the CL2 according to PCLK2.

PCLK2	Phase Selection			
Н	Data shift on rising edge of CL2			
L	Data shift on falling edge of CL2			

 Data shift Direction Selection When M/S is connected to VDD, DIO1 and DIO2 terminal is only output. When M/S is connected to VSS, it depends on the SHL.

MS	SHL	DIO1	DIO2	<b>Direction of Data</b>
Н	Η	Output	Output	C1~C64
	L	Output	Output	C64~C1
L	Η	Input	Output	DIO1~C1~C64~DIO2
	L	Output	Input	DIO2~C64~C1~DIO1



## CHAPTER 3

# **Driver IC Function Description**

KS0108 Driver IC 64 SEG graphic driver for dot matrix LCD

#### Introduction


The KS0108B is an LCD driver LSI with 64 channel outputs for dot matrix liquid crystal graphic display systems. This device consists of the display RAM, 64 bit data latch 64 bit drivers and decoder logics. It has the internal display RAM for storing the display data transferred from a 8 bit micro controller and generates the dot matrix liquid crystal driving signals corresponding to stored data. The KS0108B composed of the liquid crystal display system in combination with the KS0107B(64 common driver).

# AC Characteristics (V<sub>DD</sub>=4.5~5.5V, V<sub>SS</sub>=0V, Ta=-30?~+85?)

#### (1) Clock Timing


Characteristic	Symbol	Min	Тур	Max	Unit
CLK1. CLK2 Cvcle Time	tov	2.5	-	20	⊳s
CLK1'LOW'Level Width	t <sub>WL1</sub>	625	-	-	_
CLK2'LOW'Level Width	t <sub>WL2</sub>	625	-	-	_
CLK1'HIGH'Level Width	t <sub>WH1</sub>	1875	-	-	
CLK2'HIGH'Level Width	t <sub>WH2</sub>	1875	-	-	ns
CLK1-CLK2 Phase Difference	t <sub>D12</sub>	625	-	-	_
CLK2-CLK1 Phase Difference	t <sub>D21</sub>	625	-	-	_
CLK1, CLK2 Rise Time	t <sub>R</sub>	-	-	150	_
CLK1, CLK2 Fall Time	t <sub>F</sub>	-	-	150	





#### (2) .Display Control Timing


Characteristic	Symbol	Min	Тур	Max	Unit
FRM Delav Time	t <sub>DF</sub>	-2	-	2	
M Delay Time	t <sub>DM</sub>	-2	-	2	us
CL 'LOW'Level Width	t <sub>WL</sub>	35	-	-	_
CL'HIGH'Level Width	t <sub>WH</sub>	35	-	-	_






#### (3). MPU Interface

Characteristic	Symbol	Min	Тур	Max	Unit
E Cvcle	tr	1000	-	-	
E High Level Width	t <sub>WH</sub>	450	-	-	
E Low Level Width	t <sub>WL</sub>	450	-	-	
E Rise Time	t <sub>R</sub>	-	-	25	_
E Fall Time	t <sub>F</sub>	-	-	25	_
Address Set-Up Time	t <sub>ASU</sub>	140	-	-	ns
Address Hold Time	t <sub>AH</sub>	10	-	-	_
Data Set-Up Time	t <sub>SU</sub>	200	-	-	_
Data Delay Time	t <sub>D</sub>	-	-	320	_
Data Hold Time (Write)	t <sub>DHW</sub>	10	-	-	
Data Hold Time (Read)	t <sub>DHR</sub>	20	-	-	







# **OPERATING PRINCIPLES & METHODS**

#### 1. I/O Buffer

Input buffer controls the status between the enable and disable of chip. Unless the CS1B to CS3 is in active mode, Input or output of data and instruction does not execute. Therefore internal state is not change. But RSTB and ADC can operate regardless CS!B-CS3.

#### 2. Input register

Input register is provided to interface with MPU which is different operating frequency. Input register stores the data temporarily before writing it into display RAM.

When CS1B to CS3 are in the active mode, R/W and RS select the input register. The data from MPU is written into input register. Then writing it into display RAM. Data latched for falling of the E signal and write automatically into the display data RAM by internal operation.

#### 3. Output register

Output register stores the data temporarily from display data RAM when CS1B, CS2B and CS3 are in active mode and R/W and RS=H, stored data in display data RAM is latched in output register. When CS1B to CS3 is in active mode and R/W=H, RS=L, status data (busy check) can read out. To read the contents of display data RAM, twice access of read instruction is needed. In first access, data in display data RAM is latched into output register. In second access, MPU can read data which is latched. That is to read the data in display data RAM, it needs dummy read. But status read is not needed dummy read.



RS	R/W	Function
L	L	Instruction
	Н	Status read (busy check)
Н	L	Data write (from input register to display data RAM)
_	Н	Data read (from display data RAM to output register)

#### 4. Reset

The system can be initialized by setting RSTB terminal at low level when turning power on, receiving instruction from MPU. When RSTB becomes low, following procedure is occurred.


1. Display off

2. Display start line register become set by 0.(Z-address 0)

While RSTB is low, No instruction except status read can by accepted. Therefore, execute other instructions after making sure that DB4= (clear RSTB) and DB7=0 (ready) by status read instruction. The conditions of power supply at initial power up are shown in table 1.

Table 1. Power Supply Initial Conditions

Item	Symbol	Min	Тур	Max	Unit
Reset Time	t <sub>RS</sub>	1.0	-	-	us
Rise Time	t <sub>R</sub>	-	-	200	ns




#### 5. Busy flag

Busy flag indicates that KS0108B is operating or no operating. When busy flag is high, KS0108B is in internal operating.

When busy flag is low, KS0108B can accept the data or instruction.

DB7indicates busy flag of the KS0108B.





#### 6. Display On/Off Flip-Flop

The display on/off flip-flop makes on/off the liquid crystal display. When flip-flop is reset (logical low), selective voltage or non selective voltage appears on segment output terminals. When flip-flop is set (logic high), non selective voltage appears on segment output terminals regardless of display RAM data. The display on/off flip-flop can changes status by instruction. The display data at all segment disappear while RSTB is low.

The status of the flip-flop is output to DB5 by status read instruction. The display on/off flip-flop synchronized by CL signal.

#### 7. X Page Register

X page register designates pages of the internal display data RAM. Count function is not available. An address is set by instruction.

#### 8. Y address counter

Y address counter designates address of the internal display data RAM. An address is set by instruction and is increased by 1 automatically by read or write operations of display data.

#### 9. Display Data RAM

Display data RAM stores a display data for liquid crystal display. To indicate on state dot matrix of liquid crystal display , write datra1. The other way , off state, writes 0. Display data RAM address and segment output can be controlled by ADC signal. ADC=H => Y-address 0: S1~Y address 63: S64 ADC=L => Y-address 0: S64~Yaddress 63: S1 ADC terminal connect the  $V_{DD}$  or  $V_{SS}$ .

#### **10.** Display Start Line Register

The display start line register indicates of display data RAM to display top line of liquid crystal display. Bit data (DB<0.5>) of the display start line set instruction is latched in display start line register. Latched data is transferred to the Z address counter while FRM is high, presetting the Z address counter.

It is used for scrolling of the liquid crystal display screen.



# **Display Control Instruction**

The display control instructions control the internal state of the KS0108B. Instruction is received from MPU to KS0108B for the display control. The following table shows various instructions.

Instruction	RS	RW	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
Read Display	1	1				Read	data				Reads data (DB[7:0]) from display data RAM to the
Date											data bus.
											Writes data (DB[7:0]) into
Write Display											the DDRAM. After writing
Write Display Date	1	0				Write	e data				instruction, Y address is
Date											incriminated by 1
									automatically		
											Reads the internal status
											BUSY
											0: Ready
					011	P					1: In operation
Status Read	0	1	Busy	0	ON/		0	0 0	ON/OFF		
					OFF	set					0: Display ON
											1: Display OFF RESET
											0: Normal
											1: Reset
Set Address											Sets the Y address at the
(Y address)	0	0	0	1			Y addres	ss (0~63)	)		column address counter
											Indicates the Display Data
Set Display	0	0	1	1		Dis	plav star	t line (0~	(63)		RAM displayed at the top of
Start Line	Ű	Ŭ	-	-		210	ping sui	( iiii ( i	00)		the screen.
Set Address (X									(0.1		Sets the X address at the X
address)	0	0	1	0	1	1	1	Р	Page (0~7)		address register.
											Controls the display ON or
											OFF. The internal status and
Display On/off	0	0	0	0	0 1 1 1 1 0/	0/1	the DDRAM data is not				
				Ŭ							affected.
											0: OFF, 1: ON

#### 1. Display On/Off

The display data appears when D is 1 and disappears when D is 0. Though the data is not on the screen with D=0, it remains in the display data RAM. Therefore, you can make it appear by changing D=0 into D=1.

	-			-					
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	1	1	1	1	D

#### 2. Set Address (Y Address)

Y address (AC0~AC5) of the display data RAM is set in the Y address counter. An address is set by instruction and increased by 1 automatically by read or write operations of display data.

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0



#### 3. Set Page (X Address)

X address (AC0~AC2) of the display data RAM is set in the X address register. Writing or reading to or from MPU is executed in this specified page until the next page is set.

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	0	1	1	1	AC2	AC1	AC0

#### 4. Display Start Line (Z Address)

Z address (AC0~AC5) of the display data RAM is set in the display start line register and displayed at the top of the screen.

When the display duty cycle is 1/64 or others  $(1/32 \sim 1/64)$ , the data of total line number of LCD screen, from the line specified by display start line instruction, is displayed.

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	1	AC5	AC4	AC3	AC2	AC1	AC0

#### 5. Status Read

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	BUS Y	0	ON/OFF	RESET	0	0	0	0

ss BUSY

When BUSY is 1, the Chip is executing internal operation and no instructions are accepted. When BUSY is 0, the Chip is ready to accept any instructions.

#### SE ON/OFF

When ON/OFF is 1, the display is on. When ON/OFF is 0, the display is off.

#### SE RESET

When RESET is 1, the system is being initialized.

In this condition, no instructions except status read can be accepted.

When RESET is 0, initializing has finished and the system is in the usual operation condition.

#### 6. Write Display Data

Writes data (D0~D7) into the display data RAM.

After writing instruction, Y address is increased by 1 automatically.

Ī	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	1	D7	D6	D5	D4	D3	D2	D1	D0

#### 7. Read Display Data

Reads data (D0~D7) from the display data RAM.

After reading instruction, Y address is increased by 1 automatically.

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Photo	module p/n	module size	viewing area	drawing	controller	remark
Kilse (	GDM10032A	65.0×28.4×8.0	46.0×18.4	Drawing	WE6120	STANDARD SIZE
all they live	GDM12032B	68.1×32.9×6.2/7.6	62.0×22.5	Drawing	WE6120	STANDARD SIZE
-	GDM12232A	84.0×44.0×10.0/15.0	64.0×17.9	Drawing	WE6120	STANDARD SIZE
	GDM12232D	65.8×27.2×6.5	54.8×18.3	Drawing	WE6120	STANDARD SIZE
Entering	GDM12232E	84.0×44.0×10.0/15.0	64.0×17.9	Drawing	ST7920	STANDARD SIZE
(TERROR )	GDM12232F	84.0×44.0×10.0/15.0	64.0× 17 .9	Drawing	WE6120	STANDARD SIZE
	GDM12232G	84.0×44.0×10.0/13.5	64.0×17.9	Drawing	WE6120	STANDARD SIZE
	GDM12832E	84.0×44.0×10.0/15.0	64.0×17.9	Drawing	ST7920	STANDARD SIZE
	GDM16032A	114.0×40.0×9.5/13.5	92.0×22.0	Drawing	ST7920	STANDARD SIZE
Abbien Lycan	GDM16032B	122.0×44.0×9.5/13.5	99.0×24.0	Drawing	ST7920	STANDARD SIZE
	GDM16032C	116.0×44.0×9.5/13.5	99.0×24.0	Drawing	WE6120	STANDARD SIZE
ar see	GDM12864A	93.0×70.0×9.0/13.0	72.0×40.0	Drawing	NT7108C	STANDARD SIZE